index - Equipe Secure and Safe Hardware

 

Dernières publications

Mots clés

CRT Defect modeling Intrusion detection SoC Elliptic curve cryptography Internet of Things Side-Channel Analysis Protocols Aging Neural networks Reverse-engineering Application-specific VLSI designs Reliability MRAM STT-MRAM Power-constant logic Formal methods Formal proof Fault injection Security services FPGA Electromagnetic Spin transfer torque Writing Side-channel analysis Receivers RSA Temperature sensors Loop PUF Differential Power Analysis DPA Dual-rail with Precharge Logic DPL Routing Sensors SCA Masking countermeasure Field programmable gate arrays ASIC Side-Channel Attacks Differential power analysis DPA Logic gates DRAM Magnetic tunneling Steadiness Estimation Process variation Simulation Image processing Signal processing algorithms FDSOI Countermeasures Fault injection attack Information leakage Convolution Lightweight cryptography Filtering EMFI Asynchronous Side-Channel Analysis SCA AES Countermeasure Power demand Coq Confusion coefficient Computational modeling Linearity Side-channel attacks SCA Cryptography Circuit faults Randomness Robustness Field Programmable Gates Array FPGA Sécurité Side-channel attacks Training Transistors Random access memory Security and privacy Costs Hardware Magnetic tunnel junction Side-channel attack Fault attacks PUF Voltage 3G mobile communication Energy consumption Hardware security TRNG Reverse engineering Resistance Security Machine learning CPA OCaml Masking Mutual Information Analysis MIA Authentication GSM Dynamic range Switches

 

Documents avec texte intégral

215

Références bibliographiques

431

Open access

42 %

Collaborations